VISIT OUR NEW YOUTUBE CHANNEL

Visit our new YouTube channel exclusively for Matlab Projects and Electrical Project @,YouTube-Matlab Projects YouTube-Electrical Projects

VLSI IEEE 2018 Projects at Chennai

Looking for VLSI 2018 Projects,Click Here or Contact @ +91 9894220795/+9144 42647783.For more details visit www.verilogcourseteam.com

Sunday

VLSI PROJECT LIST(Reference)

  1. A NOVEL CARRY-LOOK AHEAD APPROACH TO AN UNIFIED BCD AND BINARY ADDER/SUBTRACTOR 
  2. SPECULATIVE CARRY GENERATION WITH PREFIX ADDER USING VERILOG
  3. HIGHER RADIX AND REDUNDANCY FACTOR FOR FLOATING POINT SRT DIVISION USING  VERILOG
  4. AREA-EFFICIENT ARITHMETIC EXPRESSION EVALUATION USING DEEPLY PIPELINED FLOATING POINT CORES USING VHDL
  5. REGISTER FOR PHASE DIFFERENCE BASED LOGIC 
  6. DESIGNING EFFICIENT ONLINE TESTABLE REVERSIBLE ADDER WITH NEW REVERSABLE GATE 
  7. NOVEL BCD ADDERS AND THEIR REVERSIBLE LOGIC IMPLEMENTATION FOR IEEE 754R FORMAT
  8. HIGH SPEED RECURSION ARCHITECTURE FOR MAP- BASED TURBO DECODERS 
  9. CONCURRENT ERROR DETECTION IN REED SOLOMON ENCODERS AND DECODERS
  10. LOW POWER DESIGN OF PRECOMPUTATION-BASED CONTENT-ADDRESSABLE MEMORY USING VERILOG
  11. L-CBF: A LOW-POWER, FAST COUNTING BLOOM FILTER ARCHITECTURE USING  VHDL
  12. LOW-POWER LEADING-ZERO COUNTING AND ANTICIPATION LOGIC FOR HIGH-SPEED FLOATING POINT UNITS
  13. FPGA IMPLEMENTATION OF LOW POWER PARALLEL MULTIPLIER 
  14. LOW POWER MULTIPLIER WITH SUPERIOUS POWER SUPRESSION TECHNIQUE
  15. SHIFT INVERT CODING FOR LOW POWER VLSI
  16. LOW POWER HARDWARE ARCHITECTURE FOR VBSME USING PIXEL TRUNCATION USING VHDL 
  17. A MODELING OF A DYNAMICALLY RECONFIGURABLE PROCESSOR USING VHDL 
  18. A PROCESSOR IN MEMORY ARCHITECTURE FOR MULTIMEDIA COMPRESSION 
  19. A VLSI PROGRESSIVE CODING FOR WAVELET BASED IMAGE COMPRESSION 
  20. SHIFT REGISTER BASED DATA TRANSPOSITION FOR COST EFFECTIVE DISCRETE COSINE TRANSFORM 
  21. FPGA IMPLEMENTATION(S) OF A SCALABLE ENCRYPTION ALGORITHM USING VHDL
  22. DESIGN AND IMPLEMENTATION OF AES USING VHDL 
  23. EFFECTIVE USES OF FPGAS FOR BRUTE-FORCE ATTACK ON RC4 CIPHERS
  24. A ROBUST UART ARCHITECTURE BASED ON RECURSIVE RUNNING SUM FILTER FOR BETTER NOISE PERFORMANCE
  25. COMPACT HARDWAE DESIGN OF WHIRLPOOL HASHING CORE 
  26. REAL TIME ADAPTIVE SPEECH WATERMARKING SCHEME FOR MOBILE APPLICATIONS 
  27. A LIGHTWEIGHT ENCRYPTION METHOD SUITABLE FOR COPYRIGHT PROTECTION 

No comments: